The 8051 Assembly Language

Overview

- Assembler directives
- Data transfer instructions
- Addressing modes
- Data processing (arithmetic and logic)
- Program flow instructions

Instructions vs. Directives

GREEN_LED equ P1.6 ;symbol for Port 1, bit 6

Assembler DirectivesDATA

Used to define a name for memory locations





• EQU

 Used to create symbols that can be used to represent registers, numbers, and addresses

LIMIT	EQU	2000
VALUE	EQU	LIMIT - 200 + 'A'
SERIAL	EQU	SBUF
COUNT	EQU	R5
MY_VAL	EQU	0x44 Registers nu
		Registers ni

Registers, numbers, addresses

Data Transfer Instructions MOV dest, source dest \leftarrow source 6 basic types:

- MOV a, byte MOV byte, a
- MOV Rn, byte

- MOV @Rn, byte

- ; move byte to accumulator ; move accumulator to byte ; move byte to register of ;current bank
- MOV direct, byte ; move byte to internal RAM ;move byte to internal RAM ; with address contained in Rn MOV DPTR, data16 ; move 16-bit data into data ;pointer

Other Data Transfer Instructions

- Stack instructions
 - PUSH byte ;increment stack pointer, ;move byte on stack
 - POP byte;move from stack to byte,
 ;decrement stack pointer
- Exchange instructions XCH a, byte ;exchange accumulator and ;byte XCHD a, byte ;exchange low nibbles of ;accumulator and byte

Addressing Modes <u>Immediate Mode</u> – specify data by its value

```
mov a, #0 ;put 0 in the accumulator
    a = 00000000
mov a, #0x11 ; put 11hex in the accumulator
    a = 00010001
mov a, #11 ; put 11 decimal in accumulator
    a = 00001011
mov a, #77h ; put 77 hex in accumulator
    a = 01110111
```

Addressing Modes

<u>Direct Mode</u> – specify data by its 8-bit address

mov a, 0x70 ; copy contents of RAM at 70h to a

mov 0xD0, a ; put contents of a into PSW



Addressing Modes

<u>Register Addressing</u> – either source or destination is one of R0-R7

mov R0, a

mov a, RO

Play with the Register Banks

Addressing Modes

<u>Register Indirect</u> – the address of the source or destination is specified in registers

Uses registers R0 or R1 for 8-bit address:

mov 0xD0, #0 ; use register bank 0
mov r0, #0x3C
mov @r0, #3 ; memory at 3C gets #3
; M[3C] ← 3

Uses DPTR register for 16-bit addresses:

mov dptr, #0x9000; dptr ← 9000hmov a, @dptr; a ← M[9000]

Note that 9000 is an address in external memory

access upper RAM block



Learn about Include Files

Addressing Modes

- <u>Register Indexed Mode</u> source or destination address is the sum of the <u>base address</u> and the accumulator.
- Base address can be <u>DPTR</u> or PC mov dptr, #4000h mov a, #5 movc a, @a + dptr ;a ← M[4005]

Addressing Modes

<u>Register Indexed Mode</u>

PC

Base address can be DPTR or <u>PC</u>

Addr	cseg at 0x1000h	
1000	mov a, #5	
1002	movc a, @a + PC	;a 🗲 M[1008]
1003	nop	
I		

Table Lookup

A and B Registers

- A and B are "accumulators" for arithmetic instructions
- They can be accessed by <u>direct mode</u> as special function registers:
- B address 0F0h
- A address 0E0h use "ACC" for direct mode

Address Modes Stack-oriented data transfer – another form of register indirect addressing, but using SP

mov sp, #0x40 ; Initialize SP
push 0x55 ; SP ← SP+1, M[SP] ← M[55]
; M[41] ← M[55]
pop b ; b ← M[55]

Note: can only specify RAM or SFRs (direct mode) to push or pop. Therefore, to push/pop the accumulator, must use acc, not a:





Address Modes

Exchange Instructions – two way data transfer

XCH a, 0x30 ; a $\leftrightarrow M[30]$ XCH a, R0 ; a $\leftrightarrow R0$ XCH a, @R0 ; a $\leftrightarrow M[R0]$ XCHD a, R0 ; exchange "digit"



Address Modes

- <u>Bit-Oriented Data Transfer</u> transfers between individual bits.
- SFRs with addresses ending in 0 or 8 are bit-addressable. (80, 88, 90, 98, etc)
- Carry flag (C) (bit 7 in the PSW) is used as a single-bit accumulator
- RAM bits in addresses 20-2F are bit addressable



Examples of bit transfers of special function register bits: mov C, PO.O ; C bit O of PO



SPRs that are Bit Addressable

SPRs with addresses of multiples of 0 and 8 are bit addressable.

Notice that all 4 parallel I/O ports are bit addressable.

	Address	Register
	0xF8	SPI0CN
	0xF0	В
	0xE8	ADC0CN
	0xE0	ACC
	0xD8	PCA0CN
	0xD0	PSW
SFRs	0xC8	T2CON
SLKS	0xC0	SMB0CN
	0xB8	IP
Pink are	0xB0	P3
implemented in	0xA8	IE
enhanced	0xA0	P2
C8051F020	0x98	SCON
	0x90	P1
	0x88	TCON
	0x80	P0

Go Access the Port Bits....

Part II

The 8051 Assembly Language

Program Template

Use this template as a starting point for future programs.

Data Processing Instructions

Arithmetic Instructions Logic Instructions

Arithmetic Instructions

- Add
- Subtract
- Increment
- Decrement
- Multiply
- Divide
- Decimal adjust

Arithmetic Instructions

Mnemonic	Description
ADD A, byte	add A to byte, put result in A
ADDC A, byte	add with carry
SUBB A, byte	subtract with borrow
INC A	increment A
INC byte	increment byte in memory
INC DPTR	increment data pointer
DEC A	decrement accumulator
DEC byte	decrement byte
MUL AB	multiply accumulator by b register
DIV AB	divide accumulator by b register
DA A	decimal adjust the accumulator

ADD Instructions

add a, byte; $a \leftarrow a + byte$ addc a, byte; $a \leftarrow a + byte + C$

These instructions affect 3 bits in PSW:

- C = 1 if result of add is greater than FF
- AC = 1 if there is a carry out of bit 3
- OV = 1 if there is a carry out of bit 7, but not from bit 6, or visa versa.

Bit	7	6	5	4	3	2	1	0
Flag	СҮ	AC	FO	RS1	RSO	0۷	F1	Р
Name	Carry Flag	Auxiliary Carry Flag	User Flag 0	Register Bank Select 1	Register Bank Select 0	Overflo wflag	User Flag 1	Parity Bit

Program Status Word (PSW)

Instructions that Affect PSW bits

Instructions that Affect Flag Settings⁽¹⁾

Instruction	Flag	g	Instruction	Flag	
ADD ADDC SUBB MUL DIV DA RRC RLC SETB C	C OV X X X X X X 0 X 0 X 0 X 1	AC X X X	CLR C CPL C ANL C,bit ANL C,/bit ORL C,bit ORL C,/bit MOV C,bit CJNE	C OV 0 X X X X X X X X X	AC

ADD Examples

mov a, #0x3F
add a, #0xD3

0011 1111 <u>1101 0011</u> 0001 0010

C = 1AC = 1OV = 0

 What is the value of the C, AC, OV flags after the second instruction is executed?

Signed Addition and Overflow

2′ s	compl	eme	nt:
0000	0000	00	0
•••			
0111	1111	7F	127
1000	0000	80	-128
•••			
1111	1111	FF	-1

0111 1111 (positive 127) 0111 0011 (positive 115) 1111 0010 (overflow cannot represent 242 in 8 bits 2's complement)

1000	1111	(negative	113)
1101	0011	(negative	45)
0110	0010	(overflow)	

0011	1111	(positive)
1101	0011	(negative)
0001	0010	(never overflows)

Addition Example

	utes $Z = X + Y$; Adds ion 0x7A	values at locations 0x78 and 0x79 and puts them in
\$INCLU	IDE (C8051F020.inc)	
; EQUA	, , , , , , , , , , , , , , , , , , ,	
Х	equ 0x78	
Υ	equ 0x79	
Z	equ 0x7A	
; RESE	T and INTERRUPT VE	ECTORS
;		
	cseg at 0	
	ljmp Main	
; CODE	SEGMENT	
;		
	cseg at 100h	
Main:		; Disable watchdog timer
	mov 0xFF, #0ADh	
	mov a, X	
	add a, Y	
	mov Z, a	
	nop	
	end	

The 16-bit ADD example.....

Subtract

SUBB A, byte	subtract with borrow
--------------	----------------------

Example:

SUBB A, #0x4F; A \leftarrow A - 4F - C

Notice that there is no subtraction WITHOUT borrow. Therefore, if a subtraction without borrow is desired, it is necessary to clear the C flag.
Increment and Decrement

INC A	increment A			
INC byte	increment byte in memory			
INC DPTR	increment data pointer			
DEC A	decrement accumulator			
DEC byte	decrement byte			

- The increment and decrement instructions do NOT affect the C flag.
- Notice we can only INCREMENT the data pointer, not decrement.

Example: Increment 16-bit Word

Assume 16-bit word in R3:R2

- mov a, r2
- add a, #1 ; use add rather than increment to affect C
- mov r2, a
- mov a, r3

addc a, #0

- ; add C to most significant byte
- mov r3, a

Multiply

When multiplying two 8-bit numbers, the size of the maximum product is 16-bits FF x FF = FE01

(255 x 255 = 65025)

MUL AB ; BA \leftarrow A * B

Note: B gets the HIGH byte, A gets the LOW byte

Go forth and multiply...

Division

Integer Division

DIV AB ; divide A by B

A \leftarrow Quotient(A/B), B \leftarrow Remainder(A/B)

 $\mathsf{OV}\,$ - used to indicate a divide by zero condition. $\mathsf{C}-\mathsf{set}$ to zero

Decimal Adjust

DA a ; decimal adjust a

Used to facilitate BCD addition. Adds "6" to either high or low nibble after an addition to create a valid BCD number.

Example:

mov a,	#0x23									
mov b,	#0x29									
add a,	b	;	а	\leftarrow	23	+	29	= 4C	(wanted	52)
DA a		;	а	\leftarrow	a -	+ 6	5 =	52		

Note: This instruction does NOT convert binary to BCD!

Logic Instructions

Bitwise logic operations (AND, OR, XOR, NOT)

Clear

Rotate

Swap

Logic instructions do NOT affect the flags in PSW

Bitwise Logic

ANL – AND ORL – OR XRL – eXclusive OR CPL – Complement Examples:

 00001111

 ANL
 10101100

 00001110

00001111 ORL <u>10101100</u> 10101111

00001111 XRL <u>10101100</u> 10100011

 $CPL \quad \frac{10101100}{01010011}$

Address Modes with Logic

ANL-AND ORL - ORXRL – eXclusive oR a, byte direct, reg. indirect, reg, immediate byte, a

direct

byte, #constant

CPL – Complement

a ex: cpl a

Uses of Logic Instructions

- Force individual bits low, without affecting other bits.
 - anl PSW, #0xE7 ; PSW AND 11100111
 - anl PSW, #11100111b ; can use "binary"
- Force individual bits high.
 - orl PSW, #0x18 ; PSW OR 00011000
- Complement individual bits xrl P1, #0x40 ;P1 XRL 01000000

A bit part for you....

Other Logic Instructions

- CLR clear
- RL rotate left
- RLC rotate left through Carry
- RR rotate right
- RRC rotate right through Carry
- SWAP swap accumulator nibbles

CLR – Set all bits to 0CLR ACLR byteCLR RiCLR @Ri(register mode)CLR @Ri

Rotate

Rotate instructions operate only on **a**



Rotate through Carry



Swap

swap a



mov a, #72h swap a ; a ← 27h

Bit Logic Operations

Some logic operations can be used with single bit operands

ANL C, /bit

- ANL C, bit
- ORL C, bit ORL C, /bit
- CLR C
- CLR bit
- CPL C

CPL bit

SETB C

SETB bit

"bit" can be any of the bit-addressable RAM locations or SFRs.

Rotate and Multiplication/Division

Note that a shift left is the same as multiplying by 2, shift right is divide by 2

mov a	, #3	;	A←	00000011	(3)
clr C		;	C←	0	
rlc a		;	A←	00000110	(6)
rlc a		;	A←	00001100	(12)
rrc a		;	A←	00000110	(6)

Shift/Multiply Example

Program segment to multiply by 2 and add 1



Be Logical.....

Logical Operations Exercise – Part 2

Program Flow Control

- Unconditional jumps ("go to")
- Conditional jumps
- Call and return

Unconditional Jumps

- SJMP <rel addr> ; Short jump, relative address is 8-bit 2's complement number, so jump can be up to 127 locations forward, or 128 locations back.
- LJMP <address 16>; Long jump
- AJMP <address 11>; Absolute jump to anywhere within 2K block of program memory
- JMP @A + DPTR ; Long indexed jump



Infinite Loops

Microcontroller application programs are almost always infinite loops!

Re-locatable Code

Memory specific (NOT Re-locatable)

cseg at 8000h mov C, p1.6 mov p3.7, C <u>ljmp</u> 8000h

end

Re-locatable

cseg at 8000h Start: mov C, p1.6 mov p3.7, C <u>sjmp</u> Start

end

Conditional Jumps

These instructions cause a jump to occur only if a condition is true. Otherwise, program execution continues with the next instruction.

```
loop: mov a, P1
    jz loop ; if a=0, goto loop,
        ; else goto next
        ; instruction
        mov b, a
```

Conditional ju	mps
----------------	-----

Mnemonic	Description
JZ <rel addr=""></rel>	Jump if a = 0
JNZ <rel addr=""></rel>	Jump if a != 0
JC <rel addr=""></rel>	Jump if C = 1
JNC <rel addr=""></rel>	Jump if C != 1
JB <bit>, <rel addr=""></rel></bit>	Jump if bit = 1
JNB <bit>,<rel addr=""></rel></bit>	Jump if bit != 1
JBC <bit>, <rel addr=""></rel></bit>	Jump if bit =1, clear bit
CJNE A, direct, <rel addr></rel 	Compare A and memory, jump if not equal



More Conditional Jumps

Mnemonic	Description
CJNE A, #data <rel addr=""></rel>	Compare A and data, jump if not equal
CJNE Rn, #data <rel addr=""></rel>	Compare Rn and data, jump if not equal
CJNE @Rn, #data <rel addr=""></rel>	Compare Rn and memory, jump if not equal
DJNZ Rn, <rel addr=""></rel>	Decrement Rn and then jump if not zero
DJNZ direct, <rel addr=""></rel>	Decrement memory and then jump if not zero

Iterative Loops

For A = 0 to 4 do {...}

For A = 4 to 0 do {...}

clr a loop: ... mov R0, #4 inc a cjne a, #4, loop ...

djnz R0, loop

Branch and Jump

Fun with the LED

Call and Return

• Call is similar to a jump, but

- Call instruction pushes PC on stack before branching
- Allows RETURN back to main program

Absolute call

acall <address ll> $\,$; stack \leftarrow PC

; PC \leftarrow address 11

Long call

lcall <address 16> ; stack \leftarrow PC

; PC \leftarrow address 16

Return

• Return is also similar to a jump, but

 Return instruction pops PC from stack to get address to jump to

ret

; PC \leftarrow stack



Initializing Stack Pointer

- The Stack Pointer (SP) is initialized to 0x07. (Same address as R7)
- When using subroutines, the stack will be used to store the PC, so it is very important to initialize the stack pointer. Location 2F is often used.

mov SP, #0x2F

Subroutine - Example							
GREEN_LED	equ P1.6						
	cseg at O		reset vector				
]	Ljmp Main					
	cseg at 0	x100	>				
Main:	mov WDT	CN, #ODEh					
		CN, #0ADh DOUT,#40h	> main program				
	mov XBR	2, #40h	main program				
	clr GRE	EN_LED					
Again:	acall Del	ay	J				
	cpl GRE	EN_LED					
	sjmp Aga	in					
Delay:	mov R7,	#02					
Loop1:	mov R6,	#00h	subroutine				
Loop0:	mov R5,	#00h					
	djnz R5,	\$					
	djnz R6,	Loop0					
	djnz R7,	Loopl					
	ret						

END

Subroutine – another example

; Program to compute square root of value on Port 3 (bits 3-0) and ; output on Port 1.



end
Why Subroutines?

- Subroutines allow us to have "structured" assembly language programs.
- This is useful for breaking a large design into manageable parts.
- It saves code space when subroutines can be called many times in the same program.

Timeout for Subroutines....

Interrupts

mov a, #2					
mov b, #16					
mul ab					
mov R0, a					
mov R1, b	interrupt				
mov a, #12		SR:	orl	P1MDIN,	#40h
mov b, #20	←				
mul ab			orl	P1MDOUT,	#40h
add a, RO			setb	P1.6	
mov R0, a		here:	sjmp	here	
mov a, R1			cpl E	P1.6	
addc a, b			reti		
mov R1, a	retu	urn			
end					

Program Execution

Interrupt Sources

- Original 8051 has 5 sources of interrupts
 - Timer 1 overflow
 - Timer 2 overflow
 - External Interrupt 0
 - External Interrupt 1
 - Serial Port events (buffer full, buffer empty, etc)
- Enhanced version has 22 sources
 - More timers, programmable counter array, ADC, more external interrupts, another serial port (UART)

Interrupt Process

- If interrupt event occurs AND interrupt flag for that event is enabled, AND interrupts are enabled, then:
- 1. Current PC is pushed on stack.
- 2. Program execution continues <u>at the</u> <u>interrupt vector address</u> for that interrupt.
- When a RETI instruction is encountered, the PC is popped from the stack and program execution resumes where it left off.

Interrupt Priorities

- What if two interrupt sources interrupt at the same time?
- The interrupt with the highest PRIORITY gets serviced first.
- All interrupts have a default priority order. (see page 117 of datasheet)
- Priority can also be set to "high" or "low".

Interrupt SFRs

Figure 12.9. IE: Interrupt Enable



Another Interrupt SFR

Figure 12.11. EIE1: Extended Interrupt Enable 1



Another Interrupt SFR

Figure 12.12. EIE2: Extended Interrupt Enable 2



External Interrupts

- /INT0 (Interrupt 0) and /INT1 (Interrupt 1) are external input pins.
- Interrupt 6 and Interrupt 7 use Port 3 pins 6 and 7:

INT 6 = P3.6

INT 7 = P3.7

These interrupts can be configured to be

- rising edge-triggered
- falling edge-triggered

External Interrupts

Figure 17.19. P3IF: Port3 Interrupt Flag Register



Interrupt flags:

Interrupt Edge Configuration:

0 = no falling edges detected since bit cleared

1 = falling edge detected

0 =interrupt on falling edge

1 = interrupt on rising edge

Example Configuration

Configure Port 3, bit 7 (the pushbutton switch) to interrupt when it goes low.

anl P3MDOUT, #0x7F ; Set P3.7 to be an input setb P3.7

- mov P3IF, #0
- mov IE #80h

- mov XBR2, #40h ; Enable crossbar switch
 - ; Interrupt on falling edge
- mov EIE2, #020h ; Enable EX7 interrupt
 - ; Enable global interrupts

Interrupt Vectors

Each interrupt has a specific place in code memory (a vector) where program execution (interrupt service routine) begins (p17).

Examples:

External Interrupt 0: 0x0003

Timer 0 overflow: 0x000B

External Interrupt 6: 0x0093

External Interrupt 7: 0x009B

Note that there are only 8 memory locations between vectors.

Interrupt Vectors

To avoid overlapping Interrupt Service routines, it is common to put JUMP instructions at the vector address. This is similar to the reset vector.

```
cseg at 009B ; at EX7 vector
ljmp EX7ISR
cseg at 0x100 ; at Main program
Main: ... ; Main program
...
EX7ISR:... ; Interrupt service routine
... ; Can go after main program
reti ; and subroutines.
```

Example Interrupt Service Routine ; EX7 ISR to blink the LED 5 times. ; Modifies R0, R5-R7, bank 3. _____ ISRBLK: push PSW ; save state of status word mov PSW, #18h ; select register bank 3 mov R0, #10 ; initialize counter Loop2: mov R7, #02h ; delay a while Loop1: mov R6, #00h Loop0: mov R5, #00hdjnz R5, \$ djnz R6, Loop0 djnz R7, Loop1 cpl P1.6 ; complement LED value djnz R0, Loop2 ; go on then off 10 times pop PSW mov P3IF, #0 ; clear interrupt flag reti

Key Thinks for ISRs

- Put the ISR vector in the proper space using a CSEG assembler directive and long jump
- Save any registers/locations that you use in the routine (the stack is useful here)
- Clear the interrupt flag (unless it is cleared by hardware)
- Don't forget to restore any saved registers/locations and to put the RETI at the end!

List out different Interrupts available in 8051 and describe their importance while

Programming.